STT-MRAMS CIRCUIT TECHNIQUES FOR ENHANCED ROBUSTNESS IN LOW POWER EMBEDDED APPLICATIONS
Ph.D
Saved in:
Main Author: | TRINH QUANG KIEN |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/141255 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Low-power Robust Complementary Polarizer STT-MRAM (CPSTT) for On-chip Caches
by: Fong, Xuanyao, et al.
Published: (2019) -
Complimentary Polarizers STT-MRAM (CPSTT) for On-Chip Caches
by: Fong, Xuanyao, et al.
Published: (2019) -
R-MRAM: A ROM-Embedded STT MRAM Cache
by: Lee, Dongsoo, et al.
Published: (2019) -
MAGNETIC IMMUNITY AND THERMAL STABILITY ASSESSMENT OF STT-MRAM DEVICES
by: K SIVABALAN
Published: (2022) -
Device/Circuit/Architecture Co-Design of Reliable STT-MRAM
by: Pajouhi, Zoha, et al.
Published: (2019)