A Simulation Approach to Analyze Bridge-Defects in a 6T-SRAM Bit Cell
10.1109/EDTM53872.2022.9798365
Saved in:
Main Authors: | Joydeep Ghosh, Shang Yi Lim, Ferdaus Md. Meftahul, Senthilnath Jayavelu, Aaron Voon-Yew Thean |
---|---|
Other Authors: | DEAN'S OFFICE (ENGINEERING) |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
IEEE
2023
|
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/238264 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Bridge-Defect Prediction in SRAM Circuits Using Random Forest, XGBoost, and LightGBM Learners
by: Joydeep Ghosh, et al.
Published: (2023) -
Significance of activation functions in developing an online classifier for semiconductor defect detection
by: Md Meftahul Ferdaus, et al.
Published: (2023) -
Transfer learning-based artificial intelligence-integrated physical modeling to enable failure analysis for 3 nanometer and smaller silicon-based CMOS transistors
by: JIEMING PAN, et al.
Published: (2022) -
Average-8T differential-sensing subthreshold SRAM with bit interleaving and 1k bits per bitline
by: Khayatzadeh, M., et al.
Published: (2014) -
An Ultra-Dynamic Voltage Scalable (U-DVS) 10T SRAM with bit-interleaving capability
by: Chen, Junchao, et al.
Published: (2013)