Multi retention level STT-RAM cache designs with a dynamic refresh scheme
10.1145/2155620.2155659
Saved in:
Main Authors: | Sun, Z., Bi, X., Li, H., Wong, W.-F., Ong, Z.-L., Zhu, X., Wu, W. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Conference or Workshop Item |
Published: |
2013
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/42188 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
STT-RAM cache hierarchy with multiretention MTJ designs
by: Sun, Z., et al.
Published: (2016) -
Performance, power, and reliability tradeoffs of STT-RAM cell subject to architecture-level requirement
by: Li, H., et al.
Published: (2013) -
EXTENT: enabling approximation-oriented energy efficient STT-RAM write circuit
by: Seyedfaraji, Saeed, et al.
Published: (2023) -
Processor caches built using multi-level spin-transfer torque RAM cells
by: Chen, Y., et al.
Published: (2013) -
Exploring variability and reliability of multi-level STT-MRAM cells
by: Panagopoulos, G, et al.
Published: (2019)