A low-power Low-VDD nonvolatile latch using spin transfer torque MRAM
10.1109/TNANO.2013.2280338
Saved in:
Main Authors: | Huang, K., Lian, Y. |
---|---|
其他作者: | ELECTRICAL & COMPUTER ENGINEERING |
格式: | Article |
出版: |
2014
|
主題: | |
在線閱讀: | http://scholarbank.nus.edu.sg/handle/10635/54321 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | National University of Singapore |
相似書籍
-
Performance, power, and reliability tradeoffs of STT-RAM cell subject to architecture-level requirement
由: Li, H., et al.
出版: (2013) -
MAGNETIC IMMUNITY AND THERMAL STABILITY ASSESSMENT OF STT-MRAM DEVICES
由: K SIVABALAN
出版: (2022) -
Low-power Robust Complementary Polarizer STT-MRAM (CPSTT) for On-chip Caches
由: Fong, Xuanyao, et al.
出版: (2019) -
Complimentary Polarizers STT-MRAM (CPSTT) for On-Chip Caches
由: Fong, Xuanyao, et al.
出版: (2019) -
MRAM device incorporating single-layer switching via rashba-induced spin torque
由: Guo, J., et al.
出版: (2014)