Polycrystalline Si nanowire SONOS nonvolatile memory cell fabricated on a gate-all-around (GAA) channel architecture
10.1109/LED.2008.2011503
Saved in:
Main Authors: | Fu, J., Jiang, Y., Singh, N., Zhu, C.X., Lo, G.Q., Kwong, D.L. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/57087 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Si-nanowire based gate-all-around nonvolatile SONOS memory cell
by: Fu, J., et al.
Published: (2014) -
Top-down Si nanowire technology in discrete charge storage nonvolatile memory application
by: FU JIA
Published: (2010) -
Nickel salicided source/drain extensions for performance improvement in ultrascaled (Sub 10 nm) Si-nanowire transistors
by: Jiang, Y., et al.
Published: (2014) -
Integration of high-κ dielectrics and metal gate on gate-all-around si-nanowire-based architecture for high-speed nonvolatile charge-trapping memory
by: Fu, J., et al.
Published: (2014) -
Self-consistent Schrödinger-Poisson simulations on capacitance-voltage characteristics of silicon nanowire gate-all-around MOS devices with experimental comparisons
by: Chin, S.K., et al.
Published: (2014)