A high-speed low-power D flip-flop
ASICON 2005: 2005 6th International Conference on ASIC, Proceedings
Saved in:
Main Authors: | Chandrasekaran, R., Yong, L., Rana, R.S. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/68832 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Low power flip-flop circuits for high-performance systems
by: Chua, Yong Kiang.
Published: (2010) -
Design of high performance, low power latches and flip-flops
by: Shridhar Mubaraq Mishra.
Published: (2011) -
Low-power flip-flop circuits for high-performance systems
by: Tang, Pey Chyi.
Published: (2009) -
Low power flip-flop circuits for high performance systems
by: Leong, Chooi Sze.
Published: (2011) -
Low-voltage low-power CMOS flip-flops
by: Phyu, Myint Wai
Published: (2011)