Advanced source/drain technologies for parasitic resistance reduction
10.1109/IWJT.2010.5474988
Saved in:
Main Author: | Yeo, Y.-C. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/69244 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
SOURCE AND DRAIN EXTERNAL RESISTANCE REDUCTION FOR ADVANCED TRANSISTORS
by: KOH SHAO MING
Published: (2012) -
Advanced source and drain contact engineering for low parasitic series resistance
by: KOH TIAN YI, ALVIN
Published: (2010) -
Advanced source/drain engineering for MOSFETs: Schottky barrier height tuning for contact resistance reduction
by: Yeo, Y.-C.
Published: (2014) -
Contact resistance reduction technology using selenium egregation for N-MOSFETs with silicon-carbon source/drain
by: Wong, H.-S., et al.
Published: (2014) -
Contact resistance reduction technology using aluminum implant and segregation for strained p-FinFETs with silicongermanium source/drain
by: Sinha, M., et al.
Published: (2014)