Technology options for reducing contact resistances in nanoscale metal-oxide-semiconductor field-effect transistors
10.1109/INEC.2013.6465975
Saved in:
Main Author: | Yeo, Y.-C. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/84274 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Schottky barrier engineering for contact resistance reduction in nanoscale CMOS transistors
by: MANTAVYA SINHA
Published: (2010) -
Effective Schottky Barrier height reduction using sulfur or selenium at the NiSi/n-Si (100) interface for low resistance contacts
by: Wong, H.-S., et al.
Published: (2014) -
SOURCE AND DRAIN EXTERNAL RESISTANCE REDUCTION FOR ADVANCED TRANSISTORS
by: KOH SHAO MING
Published: (2012) -
Selenium segregation for lowering the contact resistance in ultrathin-body MOSFETs with fully metallized source/drain
by: Wong, H.-S., et al.
Published: (2014) -
Source and drain series resistance reduction for N-channel transistors using solid antimony (Sb) segregation (SSbS) during silicidation
by: Wong, H.-S., et al.
Published: (2014)