Simulation and FPGA-based implementation of iterative parallel schedulers for optical interconnection networks
High-performance interconnection networks are required for inter-board, intra-board, and on-chip data communication. With the growth of data communication, the requirements for high bandwidth density, high scalability, low latency, and low power consumption are becoming more stringent, making optica...
Saved in:
Main Authors: | Cerutti, Isabella, Corvera, Jan Alain, Dumlao, Samuel Matthew, Reyes, Rosula SJ, Castoldi, Piero, Andriolli, Nicola |
---|---|
Format: | text |
Published: |
Archīum Ateneo
2017
|
Subjects: | |
Online Access: | https://archium.ateneo.edu/ecce-faculty-pubs/4 https://ieeexplore.ieee.org/document/7901448 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Ateneo De Manila University |
Similar Items
-
FPGA-Based Implementation of Two-Step Schedulers for Modular Optical Interconnection Networks
by: Borromeo, Justine Cris, et al.
Published: (2021) -
Hardware Implementation of an Iterative Parallel Scheduler for Optical Interconnection Networks
by: Corvera, Jan Alain, et al.
Published: (2016) -
Scheduling in multi-wavelength ring-based optical networks-on-chip
by: Cerutti, Isabella, et al.
Published: (2018) -
Hardware Comparison of Schedulers for Modular Optical Interconnection Networks
by: Borromeo, J C, et al.
Published: (2019) -
Compliant Chip-to-Package Interconnects for Wafer Level Packaging
by: LIAO EBIN
Published: (2011)