A 1.2-V 1.5-Gb/s 72-Mb DDR3 SRAM
A 1.2-V 72-Mb double data rate 3 (DDR3) SRAM achieves a data rate of 1.5 Gb/s using dynamic self-resetting circuits [5]. Single-ended main data lines halve the data line...
Saved in:
Main Authors: | Cho, Uk Rae, Kim, Tony Tae-Hyoung, Yoon, Yong-Jin, Lee, Jong Cheol, Bae, Dae Gi, Kim, Nam Seog, Kim, Kang Young, Son, Young Jae, Yang, Jeong Suk, Sohn, Kwon Il, Kim, Sung Tae, Lee, In Yeol, Lee, Kwang Jin, Kang, Tae Gyoung, Kim, Su Chul, Ahn, Kee Sik, Byun, Hyun Geun |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/100928 http://hdl.handle.net/10220/6438 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Maximization of SRAM energy efficiency utilizing MTCMOS technology
by: Wang, Bo, et al.
Published: (2013) -
SRAM devices and circuits optimization toward energy efficiency in multi-Vth CMOS
by: Wang, Bo, et al.
Published: (2015) -
A voltage scalable 0.26 V, 64 kb 8T SRAM with Vmin lowering techniques and deep sleep mode
by: Kim, Tony Tae-Hyoung, et al.
Published: (2010) -
A 32 kb 9T near-threshold SRAM with enhanced read ability at ultra-low voltage operation
by: Kim, Tony Tae-Hyoung, et al.
Published: (2019) -
NBTI/PBTI-aware wordline voltage control with no boosted supply for stability improvement of half-selected SRAM cells
by: Lee, Zhao Chuan, et al.
Published: (2013)