Novel solution for high-temperature dielectric application to encapsulate high-voltage power semiconductor devices
Traditional semiconductor packaging techniques and materials have been working well for conventional Si devices, which usually operate at temperatures up to 175 °C. As the operating temperature increases, these techniques exhibit failures such as bulk flows, volume shrinkage, brittleness and subsequ...
Saved in:
Main Authors: | Chidambaram, Vivek, Jing, T., Yang, Ren Bin, Shakerzadeh, Maziar, Hoong, Lim Kuan |
---|---|
Other Authors: | Temasek Laboratories @ NTU |
Format: | Article |
Language: | English |
Published: |
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/144950 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Gate dielectric degradation mechanism associated with DBIE evolution
by: Pey, K.L., et al.
Published: (2014) -
Gate Dielectric-Breakdown-Induced Microstructural Damage in MOSFETs
by: Tang, L.J., et al.
Published: (2014) -
GATE DIELECTRIC BREAKDOWN - 2D MODELING OF THE DBIE IMPACT ON THE DEVICE CHARACTERISTICS
by: CAO YU
Published: (2019) -
A new breakdown failure mechanism in HfO 2 gate dielectric
by: Ranjan, R., et al.
Published: (2014) -
Electric-tree resistant performance and thermal charge-carrier dissipation mechanism of voltage stabilizer-modified EPDM
by: Li, Zhongyuan, et al.
Published: (2024)