Optional layout of input / output protection devices
This project was initiated for the effective design and layout of input protection devices. Scope of this work includes setting up prototype ESD testing environment, studying the layout of commercial chips and the ESD threshold voltages, then test our own design on the chip fabricated.
Saved in:
Main Authors: | Liu, Po Ching., Siek, Liter. |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Research Report |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/2717 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Layout design for input/output transistors
by: Wong, David Wing Fatt.
Published: (2008) -
Development of a rotameter with electrical output
by: Liu, Chang Yu, et al.
Published: (2008) -
Analysis of the direct digital synthesizer's output spectrum
by: Khoo, Tai Wee
Published: (2008) -
Study of SIC oxidation for device application
by: Zhao, Pan
Published: (2011) -
Effects of copper diffusion on the performance of MOS devices
by: Tee, Kheng Chok.
Published: (2008)