Design of high-speed low-power clock and data recovery circuit
In this thesis, the design of fully integrated high-speed low-power clock and data recovery (CDR) circuits in complementary metal-oxide-semiconductor (CMOS) devices for synchronous optical network (SONET) applications has been explored.
Saved in:
主要作者: | Alper, Cabuk |
---|---|
其他作者: | Yeo, Kiat Seng |
格式: | Theses and Dissertations |
出版: |
2008
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/4801 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
相似書籍
-
Design of a high speed and power efficient quarter-rate clock and data recovery circuit
由: Tan, Yung Sern
出版: (2012) -
Clock and data recovery circuits
由: Adaikkalam Raguraman
出版: (2010) -
Clock data recovery circuits
由: Ong, Henry Kok Fong.
出版: (2011) -
Design of multiband CMOS mixers for low-voltage low-power applications
由: Cabuk, Alper
出版: (2008) -
High speed, low jitter CMOS analog PLL for clock recovery application
由: Sudhaleswar Behera.
出版: (2008)