Analysis and optimization of a deeply pipelined FPGA soft processor
FPGA soft processors have been shown to achieve high frequency when designed around the specific capabilities of heterogenous resources on modern FPGAs. However, such performance comes at a cost of deep pipelines, which can result in a larger number of idle cycles when executing programs with long d...
Saved in:
Main Authors: | Cheah, Hui Yan, Fahmy, Suhaib A., Kapre, Nachiket |
---|---|
Other Authors: | School of Computer Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/81037 http://hdl.handle.net/10220/39115 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
On Data Forwarding in Deeply Pipelined Soft Processors
by: Kapre, Nachiket, et al.
Published: (2015) -
Custom FPGA-based soft-processors for sparse graph acceleration
by: Kapre, Nachiket
Published: (2015) -
iDEA : a DSP block based FPGA soft processor
by: Cheah, Hui Yan, et al.
Published: (2013) -
A lean FPGA soft processor built using a DSP block
by: Fahmy, Suhaib A., et al.
Published: (2013) -
The iDEA architecture-focused FPGA soft processor
by: Cheah, Hui Yan
Published: (2016)