Stack sizing for optimal current drivability in subthreshold circuits
Subthreshold circuit designs have been demonstrated to be a successful alternative when ultra-low power consumption is paramount. However, the characteristics of MOS transistors in the subthreshold region are significantly different from those in strong inversion. This presents new challenges in des...
Saved in:
Main Authors: | Kim, Tony Tae-Hyoung, Keane, John., Eom, Hanyong., Sapatnekar, Sachin., Kim, Chris H. |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/84921 http://hdl.handle.net/10220/6269 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Utilizing reverse short-channel effect for optimal subthreshold circuit design
by: Kim, Tony Tae-Hyoung, et al.
Published: (2010) -
A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing
by: Kim, Tony Tae-Hyoung, et al.
Published: (2010) -
Silicon odometer : an on-chip reliability monitor for measuring frequency degradation of digital circuits
by: Kim, Tony Tae-Hyoung, et al.
Published: (2010) -
SRAM devices and circuits optimization toward energy efficiency in multi-Vth CMOS
by: Wang, Bo, et al.
Published: (2015) -
Improved current drivability and gate stack integrity using buried SiC layer for strained Si/SiGe channel devices
by: Zang, H., et al.
Published: (2014)