Domain Wall Coupling-Based STT-MRAM for On-Chip Cache Applications
10.1109/TED.2014.2377751
Saved in:
Main Authors: | Seo, Yeongkyo, Fong, Xuanyao, Roy, Kaushik |
---|---|
Other Authors: | DEPT OF ELECTRICAL & COMPUTER ENGG |
Published: |
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
2019
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/156169 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
R-MRAM: A ROM-Embedded STT MRAM Cache
by: Lee, Dongsoo, et al.
Published: (2019) -
Low-power Robust Complementary Polarizer STT-MRAM (CPSTT) for On-chip Caches
by: Fong, Xuanyao, et al.
Published: (2019) -
Complimentary Polarizers STT-MRAM (CPSTT) for On-Chip Caches
by: Fong, Xuanyao, et al.
Published: (2019) -
High Performance and Energy-Efficient On-Chip Cache Using Dual Port (1R/1W) Spin-Orbit Torque MRAM
by: Seo, Yeongkyo, et al.
Published: (2019) -
Non-Volatile Complementary Polarizer Spin-Transfer Torque On-Chip Caches: A Device/Circuit/Systems Perspective
by: Fong, Xuanyao, et al.
Published: (2019)