Addressing performance bottlenecks for top-down engineered nanowire transistors
Ph.D
Saved in:
Main Author: | JIANG YU |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/17328 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Top-down Si nanowire technology in discrete charge storage nonvolatile memory application
by: FU JIA
Published: (2010) -
One-dimensional semiconductor nanowires for future nano- scaled application
by: WHANG SUNG JIN
Published: (2010) -
Bottom-up 1-D nanowires and their applications
by: SUN ZHIQIANG
Published: (2010) -
Nickel salicided source/drain extensions for performance improvement in ultrascaled (Sub 10 nm) Si-nanowire transistors
by: Jiang, Y., et al.
Published: (2014) -
Self-consistent Schrödinger-Poisson simulations on capacitance-voltage characteristics of silicon nanowire gate-all-around MOS devices with experimental comparisons
by: Chin, S.K., et al.
Published: (2014)