A Wafer Scale Hybrid Integration Platform for Co-packaged Photonics using a CMOS based Optical Interposer
Saved in:
Main Authors: | BAOCHANG XU, YU ZHANG, VOON YEW THEAN, YEOW KHENG LIM |
---|---|
Other Authors: | DEAN'S OFFICE (COLLEGE OF DESIGN & ENG) |
Format: | Conference or Workshop Item |
Published: |
VLSI Symposium
2022
|
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/218956 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Passively Aligned Flip-chip Laser Diodes using Multi-axial Slide-stop Guided Design and Laser Assisted Bonding (LAB) on a CMOS-based Optical Interposer™
by: Baochang Xu, et al.
Published: (2023) -
Simulation and fabrication of an interposer for electrical testing of fine-pitch wafer-level packages
by: DENG CHUN
Published: (2011) -
Design and characterization of interposers for high speed fine pitch wafer level packaged device testing
by: TAN PANG HOAW, JIMMY
Published: (2011) -
Development of 3D electro-optical integration based on silicon photonic TSV interposer
by: Yang, Yan
Published: (2016) -
Family Property and Interposed Companies
by: LOW, Kelvin Fatt Kin
Published: (2009)