IC packaging lead frame for reducing chip stress and deformation
US5773878
Saved in:
Main Authors: | LIM, THIAM BENG, BHANDARKAR, SARVOTHAM M. |
---|---|
Other Authors: | INSTITUTE OF MICROELECTRONICS |
Format: | Patent |
Published: |
2012
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/32554 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Wirebond deformation during molding of IC packages
by: Tay, A.A.O., et al.
Published: (2014) -
Wirebound deformation during molding of IC packages
by: Tay, A.A.O., et al.
Published: (2014) -
RELIABILITY OF SOLDER JOINTS IN IC PACKAGES
by: LIM BENG KUAN
Published: (2019) -
An effective method for calculation of corner stresses with applications to plastic IC packages
by: Zhou, W., et al.
Published: (2014) -
Advanced flip chip and wafer level packages for 2.5D and 3D IC package technology
by: Xu, Cheng
Published: (2018)