Analytical solutions for interconnect stress in board level drop impact
10.1109/TADVP.2007.898599
Saved in:
Main Authors: | Wong, E.H., Mai, Y.-W., Seah, S.K.W., Lim, K.-M., Lim, T.B. |
---|---|
Other Authors: | MECHANICAL ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/59537 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Analytical solutions for PCB assembly subjected to mismatched thermal expansion
by: Wong, E.H., et al.
Published: (2014) -
Simulation of board level drop test for wafer level packages
by: GU JIE
Published: (2010) -
Investigation into Solder Joint Failure in Portable Electronics Subjected to Drop Impact
by: SEAH KAH WOON, SIMON
Published: (2012) -
Fatigue crack propagation behavior of lead-free solder joints under high-strain-rate cyclic loading
by: Seah, S.K.W., et al.
Published: (2014) -
Board level drop testing of advanced IC packaging
by: PEK WEE SONG, ERIC
Published: (2010)