Mapping the failure envelope of board-level solder joints
10.1016/j.microrel.2008.12.013
Saved in:
Main Authors: | Tan, L.B., Zhang, X., Lim, C.T., Tan, V.B.C. |
---|---|
Other Authors: | MECHANICAL ENGINEERING |
Format: | Article |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/60674 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Joint failure prediction of BGAs via failure force mapping
by: Tan, L.B., et al.
Published: (2014) -
Dynamic responses and solder joint reliability under board level drop test
by: Luan, J.-e., et al.
Published: (2014) -
A review of board level solder joints for mobile applications
by: Wong, E.H., et al.
Published: (2014) -
Rate-dependent properties of Sn-Ag-Cu based lead free solder joints
by: Su, Y., et al.
Published: (2014) -
Equivalent solder joint and equivalent layer models for the simulation of solder column failure under drop impact
by: Jie, G., et al.
Published: (2014)