Optimization of the thermomechanical reliability of a 65 nm Cu/Low-k large-die flip chip package
10.1109/TCAPT.2009.2020696
Saved in:
Main Authors: | Ong, J.M.G., Tay, A.A.O., Zhang, X., Kripesh, V., Lim, Y.K., Yeo, D., Chan, K.C., Tan, J.B., Hsia, L.C., Sohn, D.K. |
---|---|
Other Authors: | MECHANICAL ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/61027 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Structural Design and Optimization of 65nm Cu/low-k Flipchip Package
by: ONG MENG GUAN, JIMMY
Published: (2010) -
Fatigue and bridging study of high-aspect-ratio multicopper-column flip-chip interconnects through solder joint shape modeling
by: Liao, E.B., et al.
Published: (2014) -
Numerical analysis on compliance and electrical behavior of multi-copper-column flip-chip interconnects for wafer-level packaging
by: Liao, E.B., et al.
Published: (2014) -
Numerical and experimental study of interface delamination in flip chip BGA package
by: Guojun, H., et al.
Published: (2014) -
Chemothermal modeling and finite-element analysis for microwave cure process of underfill in flip-chip packaging
by: Liu, L., et al.
Published: (2014)