Bonding for 3D ICs and heterogeneous system
In the current two-dimensional (2D) integrated circuits, the chip size is increasing despite the reduction in feature size. This leads to increased complexity of chip design as more and more transistors are closely packed. Hence, three-dimensional technology is the solution. In general, 3D technolog...
Saved in:
Main Author: | Chia, Hong Ling. |
---|---|
Other Authors: | Gan Chee Lip |
Format: | Final Year Project |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/15350 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Study on low temperature bonding solders for in-50 atomic % Sn/Cu joint for 3-D integrated circuit (IC)
by: Feng, Famin
Published: (2010) -
Investigation on bond strength and contact resistance of copper-copper bonds for 3D integrated circuits
by: Ong, Sharon Zi Xuan.
Published: (2010) -
Ultra-fine pitch palladium-coated copper wire bonding : effect of bonding parameters
by: Lim, Adeline B. Y., et al.
Published: (2014) -
Advanced flip chip and wafer level packages for 2.5D and 3D IC package technology
by: Xu, Cheng
Published: (2018) -
Study on low temperature indium based solder for 3D integrated circuits application
by: Tee, Joel Han Yun.
Published: (2010)