Characterisation and modeling of chemical mechanical planarization (CMP) for deep submicron integrated circuit (IC) fabrication
199 p.
Saved in:
Main Author: | Wang, Sim Kit |
---|---|
Other Authors: | David Lee Butler |
Format: | Theses and Dissertations |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/36109 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Copper metallization for deep submicron integrated circuits
by: Li, Chao Yong.
Published: (2008) -
IDEF* modeling of a post-assembly IC (Integrated Circuit) manufacturing process
by: Sim, Alvin Chin Beng.
Published: (2008) -
Design for Manufacturing in IC Fabrication: Mask Cost, Circuit Performance and Convergence
by: QU YIFAN
Published: (2013) -
Ultrasonic characterisation of interfaces in IC packaging
by: Wang, Yi
Published: (2008) -
Development of copper metallization for Deep Submicron Integrated Circuits (DSICs)
by: Krishnamachar Prasad, et al.
Published: (2008)