Fabrication of partial SOI power structures
This report is about the Silicon-on-insulator (SOI) technology.
Saved in:
Main Author: | Gao, Xiao Fang |
---|---|
Other Authors: | Tan, Cher Ming |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4273 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
The temperature distribution and thermal stresses induced during processing of partial SOI structures
by: Chen, Junming.
Published: (2008) -
Temperature and stress distribution in the SOI structure during fabrication
by: Tan, Cher Ming, et al.
Published: (2009) -
Design of low power CMOS adiabatic logic circuits
by: Liu, Fang.
Published: (2008) -
Effect of thermal-induced stress on SOI power devices
by: Huang, Guangyu
Published: (2011) -
Wafer fabrication cycle time report
by: Cheng, Hao Fen.
Published: (2013)