Study of VIA etching for sub-micron device fabrication
Via represents the weakest link in multilevel metallisation for IC devices and oxide etching is inherent in the via opening step. Because of higher bond energies, oxide etching typically uses aggressive ion-enhanced, fluorocarbon-based plasma systems. It relies on the competing influences of polymer...
Saved in:
Main Author: | Ho, Chiew Nyuk. |
---|---|
Other Authors: | Higelin, Gerald |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/5055 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Application of chemical mechanical polishing for sub-micron semiconductor device fabrication
by: Goh, Hua Kooi.
Published: (2008) -
Characterization and structural modification of polysilsesquioxanes for low dielectric constant (k) applications in deep sub-micron devices
by: Siew, Yong Kong.
Published: (2008) -
Electroplating of copper metallization of sub-micron integrated circuits
by: Law, Shao Beng.
Published: (2008) -
Development of InSbN alloys for 8 to 12 micron room temperature infrared photodetectors
by: Zhang, Dao Hua
Published: (2008) -
Ultra-thin bulk silicon thinning of advanced microprocessors & graphics processors fabricated in Sub-20 nm technology
by: Teo, Wee Siang
Published: (2020)