Advanced wafer bonding for substrate engineering and 3D IC integration
Three dimensional integrated circuits (3D ICs) in the form of several interconnected device layers which are stacked vertically offer a few advantages including improved device performance, form factor and heterogeneous integration. This thesis work is to develop an enabling process technology based...
Saved in:
Main Author: | Chong, Gang Yih |
---|---|
Other Authors: | Tan Chuan Seng |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/60478 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Low temperature InP (chip) / Al2O3 / Si (wafer) direct bonding
by: Lin, Yiding
Published: (2015) -
Study of low temperature plasma activated wafer bonding
by: Yeo, Thomas Peng Siong.
Published: (2013) -
Advanced flip chip and wafer level packages for 2.5D and 3D IC package technology
by: Xu, Cheng
Published: (2018) -
Fabrication of high aspect-ratio polysilicon microstructures for microsystem techonology applications
by: Chong, Gang Yih.
Published: (2008) -
16-bit low-power CMOS multiplier IC design
by: Wang, Jun
Published: (2022)