Custom FPGA-based soft-processors for sparse graph acceleration
FPGA-based soft processors customized for operations on sparse graphs can deliver significant performance improvements over conventional organizations (ARMv7 CPUs) for bulk synchronous sparse graph algorithms. We develop a stripped-down soft processor ISA to implement specific repetitive operations...
Saved in:
Main Author: | Kapre, Nachiket |
---|---|
Other Authors: | School of Computer Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/81243 http://hdl.handle.net/10220/39162 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Analysis and optimization of a deeply pipelined FPGA soft processor
by: Cheah, Hui Yan, et al.
Published: (2015) -
An NoC Traffic Compiler for Efficient FPGA Implementation of Sparse Graph-Oriented Workloads
by: Kapre, Nachiket, et al.
Published: (2015) -
Breaking Sequential Dependencies in FPGA-Based Sparse LU Factorization
by: Siddhartha, et al.
Published: (2015) -
Heterogeneous dataflow architectures for FPGA-based sparse LU factorization
by: Siddhartha, et al.
Published: (2015) -
Energy-Efficient Acceleration of OpenCV Saliency Computation Using Soft Vector Processors
by: Hegde, Gopalakrishna, et al.
Published: (2015)