Bit-Cell Level Optimization for Non-volatile Memories Using Magnetic Tunnel Junctions and Spin-Transfer Torque Switching
10.1109/TNANO.2011.2169456
Saved in:
Main Authors: | Fong, Xuanyao, Choday, Sri Harsha, Roy, Kaushik |
---|---|
Other Authors: | DEPT OF ELECTRICAL & COMPUTER ENGG |
Format: | Article |
Language: | English |
Published: |
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
2019
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/156164 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Failure Mitigation Techniques for 1T-1MTJ Spin-Transfer Torque MRAM Bit-cells
by: Fong, Xuanyao, et al.
Published: (2019) -
Non-Volatile Complementary Polarizer Spin-Transfer Torque On-Chip Caches: A Device/Circuit/Systems Perspective
by: Fong, Xuanyao, et al.
Published: (2019) -
Spin-Transfer Torque Memories: Devices, Circuits, and Systems
by: Fong, Xuanyao, et al.
Published: (2019) -
Comprehensive Scaling Analysis of Current Induced Switching in Magnetic Memories Based on In-Plane and Perpendicular Anisotropies
by: Jaiswal, Akhilesh, et al.
Published: (2019) -
Dual Pillar Spin-Transfer Torque MRAMs for Low Power Applications
by: Mojumder, Niladri N, et al.
Published: (2019)