Dual Pillar Spin-Transfer Torque MRAMs for Low Power Applications
10.1145/2463585.2463590
Saved in:
Main Authors: | Mojumder, Niladri N, Fong, Xuanyao, Augustine, Charles, Gupta, Sumeet K, Choday, Harsha, Roy, Kaushik |
---|---|
Other Authors: | DEPT OF ELECTRICAL & COMPUTER ENGG |
Format: | Article |
Language: | English |
Published: |
ASSOC COMPUTING MACHINERY
2019
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/156171 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Failure Mitigation Techniques for 1T-1MTJ Spin-Transfer Torque MRAM Bit-cells
by: Fong, Xuanyao, et al.
Published: (2019) -
Bit-Cell Level Optimization for Non-volatile Memories Using Magnetic Tunnel Junctions and Spin-Transfer Torque Switching
by: Fong, Xuanyao, et al.
Published: (2019) -
STT-MRAMs for Future Universal Memories: Perspective and Prospective
by: Augustine, Charles, et al.
Published: (2019) -
Low-power Robust Complementary Polarizer STT-MRAM (CPSTT) for On-chip Caches
by: Fong, Xuanyao, et al.
Published: (2019) -
Complimentary Polarizers STT-MRAM (CPSTT) for On-Chip Caches
by: Fong, Xuanyao, et al.
Published: (2019)