Failure Mitigation Techniques for 1T-1MTJ Spin-Transfer Torque MRAM Bit-cells
10.1109/TVLSI.2013.2239671
Saved in:
Main Authors: | Fong, Xuanyao, Kim, Yusung, Choday, Sri Harsha, Roy, Kaushik |
---|---|
Other Authors: | DEPT OF ELECTRICAL & COMPUTER ENGG |
Format: | Article |
Language: | English |
Published: |
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
2019
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/156174 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Spin-Transfer Torque Memories: Devices, Circuits, and Systems
by: Fong, Xuanyao, et al.
Published: (2019) -
Non-Volatile Complementary Polarizer Spin-Transfer Torque On-Chip Caches: A Device/Circuit/Systems Perspective
by: Fong, Xuanyao, et al.
Published: (2019) -
MRAM device incorporating single-layer switching via rashba-induced spin torque
by: Guo, J., et al.
Published: (2014) -
Complimentary Polarizers STT-MRAM (CPSTT) for On-Chip Caches
by: Fong, Xuanyao, et al.
Published: (2019) -
Bit-Cell Level Optimization for Non-volatile Memories Using Magnetic Tunnel Junctions and Spin-Transfer Torque Switching
by: Fong, Xuanyao, et al.
Published: (2019)