Device/Circuit/Architecture Co-Design of Reliable STT-MRAM
10.7873/DATE.2015.0145
Saved in:
Main Authors: | Pajouhi, Zoha, Fong, Xuanyao, Roy, Kaushik |
---|---|
Other Authors: | DEPT OF ELECTRICAL & COMPUTER ENGG |
Format: | Conference or Workshop Item |
Published: |
IEEE
2019
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/156203 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Low-power Robust Complementary Polarizer STT-MRAM (CPSTT) for On-chip Caches
by: Fong, Xuanyao, et al.
Published: (2019) -
Complimentary Polarizers STT-MRAM (CPSTT) for On-Chip Caches
by: Fong, Xuanyao, et al.
Published: (2019) -
R-MRAM: A ROM-Embedded STT MRAM Cache
by: Lee, Dongsoo, et al.
Published: (2019) -
Yield, Area, and Energy Optimization in STT-MRAMs Using Failure-Aware ECC
by: Pajouhi, Zoha, et al.
Published: (2019) -
Robust Low-power Multi-terminal STT-MRAM
by: Fong, Xuanyao, et al.
Published: (2019)