Top-down engineered silicon and germanium nanowire MOSFET
Ph.D
Saved in:
Main Author: | PENG JIANWEI |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/25831 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Strained silicon nanowire transistors with germanium source and drain stressors
by: Liow, T.-Y., et al.
Published: (2014) -
Germanium nanowire metal-oxide-semiconductor field-effect transistor fabricated by complementary-metal-oxide-semiconductor-compatible process
by: Peng, J.W., et al.
Published: (2014) -
Addressing performance bottlenecks for top-down engineered nanowire transistors
by: JIANG YU
Published: (2010) -
ADVANCED SOURCE AND DRAIN CONTACT ENGINEERING FOR GERMANIUM-TIN AND SILICON-GERMANIUM TRANSISTORS
by: XU HAIWEN
Published: (2023) -
Modeling study of the impact of surface roughness on silicon and germanium UTB MOSFETs
by: Low, T., et al.
Published: (2014)