Method for forming self-aligned elevated transistor
US6326272
Saved in:
Main Authors: | CHAN, LAP, CHA, CHER LIANG |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Patent |
Published: |
2012
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/32604 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Method to form shallow junction transistors while eliminating shorts due to junction spiking
by: CHAN, LAP, et al.
Published: (2012) -
Method to form narrow and wide shallow trench isolations with different trench depths to eliminate isolation oxide dishing
by: CHAN, LAP, et al.
Published: (2012) -
Method to fabricate a large planar area ONO interpoly dielectric in flash device
by: CHAN, LAP, et al.
Published: (2012) -
Silicon-based tunneling field-effect transistor with elevated germanium source formed on (110) silicon substrate
by: Han, G., et al.
Published: (2014) -
Self-Aligned Source and Drain Contact Engineering for High Mobility III-V Transistor
by: ZHANG XINGUI
Published: (2013)