Process window optimization of CPL mask for beyond 45nm lithography
10.1117/12.712456
Saved in:
Main Authors: | Tan, S.Y., Lin, Q., Tay, C.J., Quan, C. |
---|---|
Other Authors: | MECHANICAL ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/73778 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
The study of Chromeless Phase Lithography (CPL) for 45nm lithography
by: Soon, Y.T., et al.
Published: (2014) -
The Characterization of Chromeless Phase Shift Mask Technique for Sub-45nm Lithography
by: TAN SOON YOENG
Published: (2010) -
Mask error enhancement factor for sub 0.13μm lithography
by: Tan, S.K., et al.
Published: (2014) -
Characterization of assist features on impact of mask error enhancement factors for sub-0.13 um technology
by: Tan, S.K., et al.
Published: (2014) -
A comparative study for mask defect tolerance on phase and transmission for dry and immersion 193-nm lithography
by: Ling, M.L., et al.
Published: (2014)