Simulation of recessed channel SOI mosfet
International Symposium on IC Technology, Systems and Applications
Saved in:
Main Authors: | Samudra, G.S., Yip, A. |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/81748 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Modelling of transconductance-to-current ratio (gm/ID) analysis on double-gate SOI MOSFETs
by: Rajendran, K., et al.
Published: (2014) -
Process flow for a performance enhanced MOSFET with self-aligned, recessed channel
by: SNEELAL, SNEEDHARAN PILLAI, et al.
Published: (2012) -
Process flow for a performance enhanced MOSFET with self-aligned, recessed channel
by: SNEELAL, SNEEDHARAN PILLAI, et al.
Published: (2012) -
Simple modelling of device speed in double-gate SOI MOSFETs
by: Rajendran, K., et al.
Published: (2014) -
Gate-channel capacitance characteristics in the fully-depleted SOI MOSFET
by: Cheng, Z.-Y., et al.
Published: (2014)