Descrambling of embedded SRAM using a laser probe
Understanding the organization of memory is a mandatory first step in various fields of applications such as failure analysis, defect localization, qualification and testing of space electronics, and security evaluation. For the last category, localization of specific addresses may be used for conte...
Saved in:
Main Authors: | Chef, Samuel, Chua, Chung Tah, Tay, Jing Yun, Siah, Yu Wen, Bhasin, Shivam, Breier, J., Gan, Chee Lip |
---|---|
Other Authors: | School of Materials Science & Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/107598 http://hdl.handle.net/10220/50353 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A 0.4 V 12T 2RW dual-port SRAM with suppressed common-row-access disturbance
by: Wang, Bo, et al.
Published: (2018) -
CMOS SRAM circuit design and parametric test in nano-scaled technologies : process-aware SRAM design and test
by: Pavlov, Andrei, et al.
Published: (2017) -
A 65-nm 8T SRAM compute-in-memory macro with column ADCs for processing neural networks
by: Yu, Chengshuo, et al.
Published: (2022) -
A secure data-toggling SRAM for confidential data protection
by: Ho, Weng-Geng, et al.
Published: (2022) -
A 32 kb 9T near-threshold SRAM with enhanced read ability at ultra-low voltage operation
by: Kim, Tony Tae-Hyoung, et al.
Published: (2019)