Resolving and guardbanding backend impact for poly plug incomplete barrier contact for SDRAM
Aggressive downscaling leads to increasing density for DRAM (Dynamic Random Access Memory) chips, resulting in higher probability of failure. In this MSc dissertation a key process issue, poly plug incomplete barrier contact (IBC) related to a DRAM yield loss of 3-4% was explored. Both electrical fa...
Saved in:
Main Author: | Tan, Albert Chong Kit |
---|---|
Other Authors: | Lau, Wai Shing |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/3339 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Improvement of contact resistance through barrier metallization optimization
by: Goh, Edwin Beng Chye.
Published: (2008) -
Fabrication of periodic square arrays by angle-resolved nanosphere lithography
by: Lee, Kwang Hong, et al.
Published: (2011) -
Barrier layers for copper metallization
by: Boo, Liping.
Published: (2009) -
Optimizing of TiN barrier properties for CNT interconnects
by: Ng, Anthony Tian Shi
Published: (2012) -
Implementation of a generic shop floor automation architecture for a SDRAM test & assembly manufacturing plant
by: Goh, Boo Yang.
Published: (2008)