Design and simulation of sub-quarter micron MOSFETs
Ph.D
Saved in:
Main Author: | SREEDHARAN PILLAI SREELAL |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/13486 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
SDODEL MOSFET for performance enhancement
by: Chui, K.J., et al.
Published: (2014) -
Extraction of channel length in 0.1 μm NMOSFET by gate to drain capacitance
by: Ling, C.H., et al.
Published: (2014) -
A novel experimental technique for the lateral profiling of oxide and interface state charges in hot-hole degraded N-MOSFET's
by: Ang, D.S., et al.
Published: (2014) -
Charge-qubit–atom hybrid
by: Yu, Deshui, et al.
Published: (2018) -
NEGATIVE CAPACITANCE FERROELECTRIC MOSFET FOR LOW POWER CIRCUITS: POTENTIAL AND LIMITATIONS
by: YANG LI
Published: (2017)