High-Density and Robust STT-MRAM Array Through Device/Circuit/Architecture Interactions
10.1109/TNANO.2015.2456510
Saved in:
Main Authors: | Kwon, Kon-Woo, Fong, Xuanyao, Wijesinghe, Parami, Panda, Priyadarshini, Roy, Kaushik |
---|---|
Other Authors: | DEPT OF ELECTRICAL & COMPUTER ENGG |
Format: | Article |
Language: | English |
Published: |
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
2019
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/156178 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
R-MRAM: A ROM-Embedded STT MRAM Cache
by: Lee, Dongsoo, et al.
Published: (2019) -
Complimentary Polarizers STT-MRAM (CPSTT) for On-Chip Caches
by: Fong, Xuanyao, et al.
Published: (2019) -
MRAM device incorporating single-layer switching via rashba-induced spin torque
by: Guo, J., et al.
Published: (2014) -
Low-power Robust Complementary Polarizer STT-MRAM (CPSTT) for On-chip Caches
by: Fong, Xuanyao, et al.
Published: (2019) -
Failure Mitigation Techniques for 1T-1MTJ Spin-Transfer Torque MRAM Bit-cells
by: Fong, Xuanyao, et al.
Published: (2019)