Tunneling Field-Effect Transistors for Low Power Logic: Design, Simulation and Technology Demonstration
Ph.D
Saved in:
Main Author: | YANG YUE |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/43761 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Device design and scalability of a double-gate tunneling field-effect transistor with silicon - germanium source
by: Toh, E.-H., et al.
Published: (2014) -
Tunneling field-effect transistor: Capacitance components and modeling
by: Yang, Y., et al.
Published: (2014) -
Tunneling field-effect transistor: Effect of strain and temperature on tunneling current
by: Guo, P.-F., et al.
Published: (2014) -
Germanium-tin p-channel tunneling field-effect transistor: Device design and technology demonstration
by: Yang, Y., et al.
Published: (2014) -
Advanced Transistors for Supply Voltage Reduction: Tunneling Field-Effect Transistors and High-Mobility MOSFETS
by: GUO PENGFEI
Published: (2013)