PEEC model for multiconductor systems including dielectric mesh
10.1109/APMC.2005.1606378
Saved in:
Main Authors: | Jayabalan, J., Ooi, B.L., Irene, A., Leong, M.S., Iyer, M.K. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/71381 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Application of PEEC modeling for the development of a novel multi-gigahertz test interface with fine pitch wafer level package
by: JAYASANKER JAYABALAN
Published: (2011) -
A fast PEEC technique for full-wave parameters extraction of distributed elements
by: Teo, S.A., et al.
Published: (2014) -
A novel test strategy for fine pitch wafer-level packaged devices
by: Jayabalan, J., et al.
Published: (2014) -
Test bench modeling and characterization for fine pitch wafer level packaged devices
by: Jayabalan, J., et al.
Published: (2014) -
A methodology for accurate modeling of a pad structure from S-parameter measurements
by: Jayabalan, J., et al.
Published: (2014)