Wafer level hermetic bonding using Sn/In and Cu/Ti/Au metallization
10.1109/EPTC.2008.4763525
Saved in:
Main Authors: | Yu, D., Yan, L., Lee, C., Choi, W.K., Thew, M.L., Foo, C.K., Lau, J.H. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/72177 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Wafer-level hermetic bonding using Sn/In and Cu/Ti/Au metallization
by: Yu, D.-Q., et al.
Published: (2014) -
Characterization and reliability study of low temperature hermetic wafer level bonding using In/Sn interlayer and Cu/Ni/Au metallization
by: Yu, D.-Q., et al.
Published: (2014) -
The role of Ni buffer layer on high yield low temperature hermetic wafer bonding using In/Sn/Cu metallization
by: Yu, D.-Q., et al.
Published: (2014) -
A hermetic chip to chip bonding at low temperature with Cu/In/Sn/Cu joint
by: Yan, L., et al.
Published: (2014) -
Three-dimensional wafer stacking using Cu–Cu bonding for simultaneous formation of electrical, mechanical, and hermetic bonds
by: Tan, Chuan Seng, et al.
Published: (2013)