Comparative analysis of minimum surface potential and location of barrier peaks in various Si MOSFET devices
International Journal of Electronics
Saved in:
Main Authors: | Samudra, G., Rajendran, K. |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Review |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/81815 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Simple modelling of device speed in double-gate SOI MOSFETs
by: Rajendran, K., et al.
Published: (2014) -
Modeling and simulation of nonlinear electron-hole plasma in deep submicron n-MOSFET devices
by: Rajendran, K., et al.
Published: (2014) -
Interaction of interface-traps located at various sites in MOSFETs under stress
by: Chen, G., et al.
Published: (2014) -
Analysis of the DCIV peaks in electrically stressed pMOSFETs
by: Jie, B.B., et al.
Published: (2014) -
Drivability improvement in Schottky barrier source/drain MOSFETs with strained-Si channel by Schottky barrier height reduction
by: Zhu, S., et al.
Published: (2014)