Interface barrier abruptness and work function requirements for scaling Schottky source-drain MOS transistors
10.1109/SISPAD.2006.282857
Saved in:
Main Authors: | Agrawal, N., Chen, J., Hui, Z., Yeo, Y.-C., Lee, S., Chan, D.S.H., Li, M.-F., Samudra, G.S. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/83854 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Drivability improvement in Schottky barrier source/drain MOSFETs with strained-Si channel by Schottky barrier height reduction
by: Zhu, S., et al.
Published: (2014) -
Schottky source/drain transistor integrated with high-k and metal gate for sub-tenth nm technology
by: LI RUI
Published: (2010) -
Fabrication of poly-Si TFT with silicided Schottky barrier source/drain, high-κ gate dielectric and metal gate
by: Zhu, S., et al.
Published: (2014) -
Novel extended-Pi shaped silicon - germanium source/drain stressors for strain and performance enhancement in p-channel tri-gate fin-type field-effect transistor
by: Tan, K.-M., et al.
Published: (2014) -
Sub-30nm strained p-channel fin-type field-effect transistors with condensed SiGe source/drain stressors
by: Tan, K.-M., et al.
Published: (2014)