Modeling, fabrication, and characterization of 3-D capacitor embedded in through-silicon via
A new approach to implement integrated capacitors with an excellent capacitance density, called the “3-D embedded capacitor,” is investigated. It is realized by embedding metal-insulator-metal (MIM) layers onto the trenches of through-silicon vias prior to copper filling. An ultrahigh capacitance de...
Saved in:
Main Authors: | Lin, Ye, Tan, Chuan Seng |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/140157 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Leakage current conduction mechanism in 3D capacitor embedded in Through-Silicon Via (TSV)
by: Lin, Ye, et al.
Published: (2020) -
Leakage current conduction mechanism of three-dimensional capacitors embedded in through-silicon vias
by: Lin, Ye, et al.
Published: (2020) -
Three-dimensional capacitor embedded in fully Cu-filled through-silicon via and its thermo-mechanical reliability for power delivery applications
by: Lin, Ye, et al.
Published: (2020) -
PVD HfO2 for high-precision MIM capacitor applications
by: Kim, S.J., et al.
Published: (2014) -
RF characterization and design of multi-TSV with embedded capacitor
by: Panwar, Neeraj, et al.
Published: (2020)