Simplified Assembly of Through-Silicon-Via Integrated Ion Traps
The scalability of surface electrode ion traps has been progressively improved with the on-chip integration of conventionally bulk components. Based on the development of through silicon via (TSV) integrated ion trap, in this work, we further simplify the back-end assembly process by patterning...
Saved in:
Main Authors: | Zhao, Peng, Li, Hong Yu, Likforman, Jean-Pierre, Henner, Theo, Lim, Yu Dian, Hu, Liang Xing, Seit, Wen Wei, Luca, Guidoni, Tan, Chuan Seng |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/170177 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
RF performance benchmarking of TSV integrated surface electrode ion trap for quantum computing
by: Zhao, Peng, et al.
Published: (2021) -
Development of mixed pitch grating for the optical addressing of trapped Sr+ Ion with data analysis techniques
by: Lim, Yu Dian, et al.
Published: (2023) -
Large-scale fabrication of surface ion traps on a 300 mm glass wafer
by: Tao, Jing, et al.
Published: (2022) -
Ceramic pin grid array with built-in interconnects to locate TSV integrated ion trap for wire bonding-free assembly
by: Zhao, Peng, et al.
Published: (2023) -
Growth and fabrication of carbon-based three-dimensional heterostructure in through-silicon vias (TSVs) for 3D interconnects
by: Zhu, Ye, et al.
Published: (2021)