Process capability index (CPK) improvement for NMOS transistor IDSAT of 0.3 micrometer technology
NLDD layer is normally considered as non-critical masking layer for 0.3?m technology. Nonetheless, it is a layer of interest in this study. This layer was first brought to attention due to wafers failing low of Idast of NMOS transistor and the problem was attributed to the marginality seen at this l...
Saved in:
Main Author: | Goh, Beng Lee. |
---|---|
Other Authors: | Prasad, Krishnamachar |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4292 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Resolving p-type transistor drain saturation current (IDsat) off-target issue for 0.3um logic device
by: Tan, Ai Kiam
Published: (2008) -
Optimization of via patterns for 0.13 micrometer copper dual damascene technology using phase shift mask
by: Chen, Hao.
Published: (2008) -
Hot-carrier mechanisms in advanced NMOS transistors
by: PHUA WEE HONG, TIMOTHY
Published: (2010) -
Demonstration of Schottky barrier NMOS transistors with erbium silicided source/drain and silicon nanowire channel
by: Cui, Guangda, et al.
Published: (2012) -
Characterization and reliability studies of oxides grown by wet and dry oxidations for 0.25 micrometer CMOS technology
by: Chow, Yew Tuck.
Published: (2008)