Electrical characterization of IC packages
In this project, a PBGA package 3D lumped element model is developed and its parasitics are extracted using a FEM based solver. The package data is validated with a standard measurement procedure developed by JEDEC. This simulation methodology can be extended to other critical signals and packages,...
Saved in:
Main Author: | Guruprasad B. G. |
---|---|
Other Authors: | Liu, Ai Qun |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4325 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Automated visual inspection of IC packages
by: U Maung Maung Thet
Published: (2008) -
Nondestructive evaluation interfaces defects IC packaging
by: Guo, Ningqun., et al.
Published: (2008) -
Advanced flip chip and wafer level packages for 2.5D and 3D IC package technology
by: Xu, Cheng
Published: (2018) -
Thermal stress analysis of electronic packaging components
by: See Toh, Chee Wai.
Published: (2008) -
Noise coupling analysis in integrated circuit packaging
by: Fernandus, Wylie
Published: (2015)