Source / Drain Engineering in InGaAs n-MOSFETs for Logic Device Applications

Source / Drain Engineering in InGaAs n-MOSFETs for Logic Device Applications

Ph.D

Saved in:

Bibliographic Details
Main Author:	SUJITH SUBRAMANIAN
Other Authors:	NUS GRAD SCH FOR INTEGRATIVE SCI & ENGG
Format:	Theses and Dissertations
Language:	English
Published:	2014
Subjects:	semiconductors, MOSFETs, InGaAs, source/drain, contact, doping
Online Access:	http://scholarbank.nus.edu.sg/handle/10635/118211
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	National University of Singapore
Language:	English

Similar Items

InGaAs N-MOSFETS with CMOS Compatible Source/Drain Technology and the Integration on Si Platform
by: IVANA
Published: (2013)

Contact and source/drain engineering for advanced III-V field-effect transistors
by: KONG YU JIN EUGENE
Published: (2014)

INGAAS QUANTUM-WELL MOSFETS ON SILICON SUBSTRATES FOR NEXT-GENERATION LOGIC & MIXED-SIGNAL APPLICATIONS
by: SACHIN
Published: (2017)

Investigation of Pd-InGaAs for the formation of self-aligned source/drain contacts in InGaAs metal-oxide-semiconductor field-effect transistors
by: Kong, E.Y.-J., et al.
Published: (2014)

Lattice-mismatched In0.4Ga0.6As Source/Drain stressors with In Situ doping for strained In0.53 Ga0.47 as channel n-MOSFETs
by: Chin, H.-C., et al.
Published: (2014)

CoInGaAs as a novel self-aligned metallic source/drain material for implant-less In 0.53Ga 0.47As n-MOSFETs
by: Ivana, et al.
Published: (2014)

INTEGRATION OF INGAAS CHANNEL FIELD-EFFECT TRANSISTORS WITH ELECTRONIC AND PHOTONIC DEVICES
by: ANNIE KUMAR
Published: (2018)

Extending Si CMOS: InGaAs and GeSn High Mobility Channel Transistors for Future High Speed and Low Power Applications
by: GONG XIAO
Published: (2013)

Novel III-V mosfet integrated with high-k dielectric and metal gate for future CMOS technology
by: LIN JIANQIANG
Published: (2010)

A New Threshold Voltage and Drain Current Model for Lightly/Heavily Doped Surrounding Gate MOSFETs
by: Dutta, Pradipta, et al.
Published: (2016)

Inversion-mode self-aligned In0.53Ga0.47 As N-channel metal-oxide-semiconductor field-effect transistor with HfAlO gate dielectric and TaN metal gate
by: Lin, J.Q., et al.
Published: (2014)

THEORETICAL COMPARISON OF TENSILE STRAINED InGaAs/InAlGaAs AND InGaAs/InGaAsP QW LASERS EMITTING AT 1.55 ?M
by: KHOO HONG KHAI
Published: (2020)

Silane and ammonia surface passivation technology for high-mobility In 0.53Ga0.47As MOSFETs
by: Chin, H.-C., et al.
Published: (2014)

The dynamics of nickelidation for self-aligned contacts to InGaAs channels
by: Chen, Renjie, et al.
Published: (2019)

Self-Aligned Source and Drain Contact Engineering for High Mobility III-V Transistor
by: ZHANG XINGUI
Published: (2013)

INTEGRATED InGaAs/InAlAs AVALANCHE PHOTODIODES AND SINGLE-PHOTON AVALANCHE DIODES ON SILICON SUBSTRATE FOR SHORT-WAVE INFRARED DETECTION
by: ZHANG JISHEN
Published: (2023)

Antenna-assisted subwavelength metal–InGaAs–metal structure for sensitive and direct photodetection of millimeter and terahertz waves
by: Tong, Jinchao, et al.
Published: (2020)

Sub-400 °C Si2H6 passivation, HfO2 gate dielectric, and single TaN metal gate: A common gate stack technology for In0.7Ga0.3As and Ge1-xSnx CMOS
by: Gong, X., et al.
Published: (2014)

ADVANCED SOURCE AND DRAIN CONTACT ENGINEERING FOR FIELD-EFFECT TRANSISTORS
by: WU YING
Published: (2019)

Schottky source/drain transistor integrated with high-k and metal gate for sub-tenth nm technology
by: LI RUI
Published: (2010)

Interface barrier abruptness and work function requirements for scaling Schottky source-drain MOS transistors
by: Agrawal, N., et al.
Published: (2014)

Drivability improvement in Schottky barrier source/drain MOSFETs with strained-Si channel by Schottky barrier height reduction
by: Zhu, S., et al.
Published: (2014)

ADVANCED SOURCE AND DRAIN CONTACT ENGINEERING FOR GERMANIUM-TIN AND SILICON-GERMANIUM TRANSISTORS
by: XU HAIWEN
Published: (2023)

A steady state drain current technique for generation and recombination lifetime measurement in the SOI MOSFET
by: Cheng, Z.Y., et al.
Published: (2014)

Novel nickel silicide contact technology using selenium segregation for SOI N-FETs with silicon-carbon source/drain stressors
by: Wong, H.-S., et al.
Published: (2014)

III-V multiple-gate field-effect transistors with high-mobility In 0.7Ga0.3As channel and epi-controlled retrograde-doped Fin
by: Chin, H.-C., et al.
Published: (2014)

Selective wet etching process for Ni-InGaAs contact formation in InGaAs N-MOSFETs with self-aligned source and drain
by: Subramanian, S., et al.
Published: (2014)

Short-channel drain current model for asymmetric heavily / lightly doped DG MOSFETs
by: Dutta, Pradipta, et al.
Published: (2018)

Fabrication of poly-Si TFT with silicided Schottky barrier source/drain, high-κ gate dielectric and metal gate
by: Zhu, S., et al.
Published: (2014)

Germanium multiple-gate field-effect transistor with in situ boron-doped raised source/drain
by: Liu, B., et al.
Published: (2014)

Sub-30nm strained p-channel fin-type field-effect transistors with condensed SiGe source/drain stressors
by: Tan, K.-M., et al.
Published: (2014)

n-MOSFET with silicon-carbon source/drain for enhancement of carrier transport
by: Chui, K.-J., et al.
Published: (2014)

Consolidation of clay with a system of vertical and horizontal drains
by: Nogami, T., et al.
Published: (2014)

On the dominant interface trap generation process during hot-carrier stressing
by: Ang, D.S., et al.
Published: (2014)

Silane-ammonia surface passivation for gallium arsenide surface-channel n-MOSFETs
by: Chin, H.-C., et al.
Published: (2014)

A novel single-device DC method for extraction of the effective mobility and source-drain resistances of fresh and hot-carrier degraded drain-engineered MOSFET's
by: Lou, C.-L., et al.
Published: (2014)

Strain Engineering for Enhanced Transistor Performance
by: ANG KAH WEE
Published: (2019)

Investigation of dislocations and traps in MBE grown p-InGaAs/GaAs heterostructures
by: Du, A.Y., et al.
Published: (2014)

In situ surface passivation and CMOS-compatible palladium-germanium contacts for surface-channel gallium arsenide MOSFETs
by: Chin, H.-C., et al.
Published: (2014)

Germanium MOSFETs with high-K gate dielectric and advanced source/drain structure
by: ZHANG QINGCHUN
Published: (2010)